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ABSTRACT
In this paper, we propose a framework for minimizing varia-
tion-induced timing failures in pipelined designs, while limit-
ing any overhead incurred by conventional guardband based
schemes. Our approach initially limits the long latency paths
(LLPs) and isolates them in as few pipeline stages as possi-
ble by shaping the path distribution. Such a strategy, facil-
itates the adoption of a special unit that predicts the exci-
tation of the isolated LLPs and dynamically allows an ex-
tra cycle for the completion of only these error-prone paths.
Moreover, our framework performs post-layout dynamic tim-
ing analysis based on real operands that we extract from a
variety of applications. This allows us to estimate the bit er-
ror rates under potential delay variations, while considering
the dynamic data dependent path excitation. When applied
to the implementation of an IEEE-754 compatible double
precision floating-point unit (FPU) in a 45nm process tech-
nology, the path shaping helps to reduce the bit error rates
on average by 2.71× compared to the reference design under
8% delay variations. The integrated LLPs prediction unit
and the dynamic cycle adjustment avoid such failures and
any quality loss at a cost of up-to 0.61% throughput and
0.3% area overheads, while saving 37.95% power on average
compared to an FPU with pessimistic margins.
CCS CONCEPTS
Hardware→Arithmetic and datapath circuits; Very
large scale integration design; Robustness;
KEYWORDS
Variation-aware FPU, error-resilience, path shaping, DTA
1. INTRODUCTION
The aggressive shrinking of transistor sizes has led to a
25% delay increase [9] and 20× higher leakage variation [5]
in advanced nanometer technologies. These trends render
circuits prone to failures and prevent them from meeting
power and performance specifications [9]. Operation un-
der scaled voltage, which is considered as the most effective
method for saving power, worsens variations and makes cir-
cuits more prone to static or dynamic timing failures [6].
State-of-the-Art. Conventional wisdom dictates the
adoption of timing guardbands by up-scaling the supply
voltage or the clock period to avoid failures [13], [6]. How-
ever, such margins are overly pessimistic. They are selected
under the assumptions of few worst-case critical paths, which
are in turn estimated statically under worst-case input pat-
terns and operating conditions that may be extremely rare.
This approach ultimately forces all manufactured chips, even
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“good” chips (at typical or fast corner) that are not affected
by variations, to operate at a much slower speed or at a
higher power than what they can potentially achieve [9].
In an attempt to trim down the introduced guardbands,
Statistical Static Timing Analysis (SSTA) tools [4] have
been proposed. These tools still focus on improving the
analysis rather than the design itself. Design-centric tech-
niques try to avoid the timing margins by introducing special
circuits to either detect and correct any error in-situ [16] or
predict the activation of the long latency paths (LLPs) and
change the cycle time [8] or replay the failing instructions [6].
Although effective, such schemes impose difficult to meet de-
sign constraints and may lead to large recovery overheads es-
pecially if the activation probability of the error-prone LLPs
is high [16]. An approach proposed in [10] may help to re-
duce the overall number of the LLPs, but it has never been
considered jointly with any of the above design-centric tech-
niques and it has not been applied to pipelined designs. Re-
cent works have tried to exploit the instruction and operand
dependent dynamic path excitation [7], [15] in pipelined
cores. However, the proposed clock frequency adjustment
per instruction may be very challenging to be applied in
practice. Furthermore, none of the above schemes were ap-
plied in pipelined FPUs, which are among the most time
consuming and complex processing units within any mod-
ern processor. The few existing works on variation-aware
FPUs, rely on dual-VDD techniques [11] or optimizations
at software/architecture level [14], but since they did not
reduce the number of the LLPs within the overall pipeline,
they still left unexploited a lot of room for improvements.
Contributions.The primary aim of this paper is to limit
the potential timing failures and avoid any costly guardband
in pipelined designs. The essential design strategy lies on the
minimization of the LLPs before utilizing any other scheme
for exploiting the rare dynamic activation of the few remain-
ing LLPs, which was not attempted by existing variation-
aware schemes. We chose an IEEE-754 compliant FPU [1]
to demonstrate the efficacy of our approach, since FPUs are
excellent representatives of complex pipelined designs. The
contributions of this work can be summarized as follows:
• We develop a framework to redesign a pipelined circuit
by carefully shaping the path distribution such that the
LLPs are significantly reduced and isolated to as few
pipeline stages as possible. The advantages of such an
approach are two-fold. First, it reduces the critical LLPs
and thus significantly reduces the failure probability. Sec-
ond, it limits the number of registers/stages, where any
error correction or prediction circuit would need to be in-
tegrated for addressing potential timing violations, thus
limiting any resulting overheads.
• We implement a Long Latency Prediction Unit (LLPU)
that exploits the inherent rare activation of the LLPs
within the FPU core. The unit predicts the LLPs exci-
tation and dynamically provides one extra cycle for the
completion of such paths in case they are triggered. Note
that since the LLPs are made rare by design (i.e. through
path-shaping) and their excitation is also rare as it de-
pends only on few input patterns, the incurred throughput
overhead (due to cycle adjustment) is limited by design.
• We develop a post-layout dynamic timing analysis (DTA)
tool that estimates the dynamic excitement of timing paths
and potential timing failures considering the operands of
executed instructions. The operands used as input to the
DTA tool are extracted from applications, which are exe-
cuted on a compatible RISC processor.
• We estimate the bit error rate (BER) introduced by the
variation-induced timing failures under worst-case delay
increase for the original/unmodified and the proposed FPU
designs. Based on this rate, we evaluate the quality loss
quantified in terms of Signal-to-noise ratio (SNR) for var-
ious applications, which cover a wide range of domains in-
cluding Computer Graphics, Fluid Dynamics, Data Min-
ing, Medical Imaging and Computer Vision.
• Our results for the considered benchmarks indicate that
the proposed FPU can lead to 37.95% power savings on
average at a cost of 0.3% area and up-to 0.61% throughput
overheads compared to a guardband based FPU design,
while avoiding any quality-loss.
The rest of the paper is organized as follows. Section 2
describes the proposed approach and the implemented de-
sign flow using state-of-the-art tools. In Section 3, we apply
the proposed framework to the design of an IEEE-754 com-
patible FPU of a RISC processor; and Section 4 presents the
experimental results. Conclusions are drawn in Section 5.
2. PROPOSED APPROACH AND DESIGN FLOW
Typically, a pipelined design consists of a set of N unique
combinational paths P = {p1, p2...pN}, which are charac-
terized by their delays D(pi) for i = 1, 2...N . As in any
synchronous design, the longest path across all S pipeline
stages determines the clock period, such as:
CPSTA = max
s=1....S
{
max
p∈Ps
{D(p)}
}
= max
p∈P
{D(p)} (1)
where P s is the set of unique path-groups in any of the S
pipeline stages for s = 1, 2..., S. The overall path set can be
distinguished into a set of K Short Latency Paths (SLPs),
which we define as: PSLP = p
SLP
1 , p
SLP
2 ...p
SLP
K ⊂ P and a
set of M LLPs: PLLP = p
LLP
1 , p
LLP
2 ...p
LLP
M ⊂ P . Assume
that PSLP is activated by a set of operands OpSLP and
can be completed within a time TSLP = max {D(PSLP )},
whereas PLLP is activated by a set of operands OpLLP and
requires more time than TSLP : TSLP < D(PLLP ) ≤ CPSTA.
The delay distribution of such paths typically looks like the
one shown in Figure 1a. Such a distribution is characterized
by a so-called “timing wall”, which is a consequence of how
modern designs are optimized for power and area, subject
to a frequency constraint: the LLPs are optimized by gate
up-sizing, while the inherently SLPs are allowed to become
near-critical for recovering any area or power costs. This
“timing wall”has no negative impact on the adopted CPSTA.
However, it critically affects the probability of failures since
under any, even small, delay variation many paths can fail.
2.1 Path Shaping (PS) and Critical Stage Constraining
The first step of our approach is to eliminate such a “tim-
ing wall” by moving away from a path distribution with
many LLPs close to the CPSTA. Essentially, this sets as
a goal the minimization of |PLLP | subject to some design
constraints such as the target clock period, as well as the
area and/or power. To achieve such a goal, we define ap-
propriate timing constraints for different path-groups and
Figure 1: Original vs proposed path distribution
impose them on the design during synthesis. By introduc-
ing such path constraints, we ensure that the inherently fast
paths are not made slower as opposed to the conventional ap-
proach. The end goal is to obtain a path distribution similar
to the one depicted in Figure 1b, where |PSLP | >> |PLLP |.
By doing so, we essentially make the LLPs rare and en-
sure that at most cycles and in most stages only the SLPs
are being triggered, which can be completed within much
less time than the CPSTA. In fact, if at time t the executed
instruction that is in the pipeline stage s and the relevant
input operands activate only paths from PSLP , then a posi-
tive timing slack (CPSTA−D(pSLPi )) can be observed. This
slack can be used as a safety margin against potential de-
lay variations, thus minimizing the probability of a timing
failure at that stage. Note that in order to facilitate the iso-
lation of discerned path-groups, we also make modifications
at the micro-architectural or register-transfer level (RTL).
These modifications do not only help to better control the
path-groups, but also enable the isolation of PLLP to as few
pipeline stages as possible. This sets the ground for limiting
the use of any error detection or correction mechanism only
in the particular stage(s) where the LLPs are isolated.
2.2 Dynamic Cycle Adjustment (DCA)
Conventional wisdom dictates that adding a delay margin
to the CPSTA is necessary to avoid any timing failures in-
duced by potential delay variations. However, such margins
are overly pessimistic, since they ignore the fact that in each
pipeline stage the LLPs are not always excited. The aim
of the second step in our framework is to take advantage of
the dynamic sensitization of combinational paths and try to
avoid timing failures by identifying in advance the operands
that activate the few remaining LLPs. Upon detection of
such operands, we provide an extra cycle to allow the acti-
vated LLPs to be completed correctly.
To elucidate the basic concept, let us provide a simple ex-
ample of a 6-bit ripple carry adder (RCA), as shown in Fig-
ure 2. In such a design, the most timing critical path (LLP1)
will be activated when the carry propagates all the way from
Ci, 0 to Co, 5. By monitoring the carry propagate signal at
the middle of such a datapath, i.e. at the 3rd Full-Adder
(FA2), which is given by (A0⊕B0) · (A1⊕B1) · (A2⊕B2),
we can identify if any LLP is going to be activated. In case
that a LLP is excited we could provide an extra cycle for
allowing such path to be completed even under any poten-
tial delay increase. In any other case, only the off-critical
SLPs will be excited, which have sufficient timing slack to
address potential delay variations. The implementation of
such a scheme allows us to avoid failures under any poten-
tial variation-incurred delay increase up-to a magnitude of:
∆T 6 (CPSTA−TSLP ) and prevent the use of timing guard-
bands. The occasional two-cycle operations in case of LLPs
activation are expected to lead to a throughput loss. How-
ever, this can be kept small by design as we explain below.
To better understand the involved trade-offs, we define
the execution time of any program, consisting of several
operands, in a conventional design running at CPSTA, as:
ExTor = #cycles× CPSTA (2)
In our design, the execution time considers also the two-cycle
operations (i.e #2cycles) required when LLPs are excited:
ExTpr = (#cycles(OpSLP ) + #2cycles(OpLLP ))×CPSTA (3)
To lower the overhead incurred by two-cycle operations, it is
essential to limit the number of such operations. This could
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Figure 2: Carry propagation in a ripple carry adder
be achieved by reducing |PLLP |, which is targeted by the ap-
plied PS, as well as the activation probability of the LLPs.
This probability can be decreased by intelligently selecting
the number of monitored bits in the LLPU . For instance,
the carry propagation probability across the 1-bit FA2 in
the previous example is 2(1− p′)p′, where p′ denotes the in-
put signal probability [8]. However, if we select to monitor
the carry propagate signal over three FAs (e.g. from FA1
to FA3), then the carry propagation probability and conse-
quently the activation probability of a two-cycle operation
can be lowered down to [2(1− p′)p′]3.
Finally, it is important to note that our approach does
not change the CPSTA and thus any timing slack can be
used either to address potential delay variations or to save
power by scaling down the supply voltage in case of a “good”
manufactured chip (i.e unaffected by variations).
2.3 Design and Analysis Phase
The proposed approach described above is realized by uti-
lizing state-of-the-art electronic design automation (EDA)
tools and enhances the conventional EDA flow as depicted
in Figure 3. Initially, we set path-groups constraints during
synthesis in the Synopsys Design Constraints (SDC) file for
reducing |PLLP |. Such constraints are explained in Section
3.1. After the synthesis step, we place and route (PnR) the
design using the Innovus tool from Cadence. The design is
then verified using STA based on Synopsys PrimeTime.
DTA: As we discussed our approach relies on the dy-
namic activation of paths to reduce the incurred overheads
and minimize the timing failures. However, STA that is used
by most existing approaches cannot capture the dynamic ac-
tivation of paths due to the missing notion of path activation
probabilities. Hence, to enable characterization of the data
dependent path activation, we enhance the EDA flow with
a DTA tool, which aims primarily at uncovering the unused
timing margins of the pipeline design that are available at
runtime. For the sake of this analysis, we use the post-layout
gate-level simulation supported by ModelSim, which moni-
tors the inputs and the outputs of all flip-flops in the design
and generates a corresponding event log. To obtain this in-
formation and perform full back annotated simulation, we
extract a standard delay format (SDF) file which describes
the cell and interconnect delay as well as the RTL netlist
and a testbench with relevant operands and provide them
as input to ModelSim. Provided that every set of operands
under nominal conditions produces an error-free output, we
define this output as Dgold. Additionally, with this anal-
ysis, we evaluate how often the LLPs are excited and the
throughput overhead incurred by our approach as estimated
by Eq. 3. Such an analysis phase also helps to extract in-
struction aware BERs, which depend on the dynamic excita-
tion of critical paths triggered by specific operands. Finally,
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this tool can extract an essential for power analysis value
change dump (VCD) file, which contains information about
the switching activity and value changes occurred during the
simulation for nets and registers.
3. CASE STUDY: APPLICATION TO AN FPU
We apply the proposed approach to a multicycle, IEEE-
754 compatible double precision FPU, following the repre-
sentation: −1S ×M × 2E , where S : sign, E : exponent and
M : mantissa. In a double precision FP number, the most
significant bit (MSB) indicates the sign, the next 11 bits
represent the exponent and the mantissa consists of the last
52 bits. The applied FPU is a part of the latest Out-of-
Order mor1kx MAROCCHINO pipeline, a 5-stage pipeline
microprocessor based on the OpenRISC 1000 Instruction Set
Architecture [3]. The following FP instructions are imple-
mented: addition/subtraction, integer to FP and FP to in-
teger conversions and comparison between FP numbers.
Figure 4a illustrates the micro-architecture of the tar-
geted FPU, highlighting the FP addition/subtraction re-
lated stages. At Stage 1, an Order Control Buffer and a Pre-
Normalize block are implemented, which detect any data de-
pendencies in the instructions and adjust the exponent and
mantissa, respectively. Stage 2 is responsible for the pre-
addition/subtraction alignment, while Stage 3 performs the
necessary multiplexing and shifting of the operands. Man-
tissa addition and exponent update are performed at Stage
4. Finally, rounding is implemented in the last two stages.
3.1 Redesigned FPU using PS
Initially, we apply the conventional EDA flow (see Figure
3) to the original unmodified design. This design is imple-
mented using the typical corner of the Composite Current
Source NanGate 45 nm cell library [2] (@1.1V). After fol-
lowing the synthesis and PnR steps, as well as performing
STA, we built the path distribution that is shown in Fig-
ure 4b. The obtained distribution implies that the original
performance-centric flow incurs large |PLLP |, in which many
paths are close to the worst-case delay (i.e CPSTA). Such
a path distribution creates the “timing wall”. Figure 5a de-
picts the path distribution within each pipeline stage, re-
vealing that the “timing wall” exists in 4 out of the 6 stages.
These findings indicate that there is an increased likelihood
of timing failures in the stages where the LLPs exist.
To circumvent this, we impose various constraints dur-
ing the synthesis step by grouping paths at different stages
based on their latency. As we explained in Section 2, we
separate the paths into two different sets; the PSLP and
the PLLP based on their computational delays. We define
the delay target of the SLPs as TSLP . If the path delay
is less than TSLP , then this path is assigned to the PSLP ,
otherwise it is assigned to the PLLP . These constraints may
have an impact on the area and power consumption, but
the resulting overheads, which depend on the targeted path
distribution, can be kept small. Initially, we apply strict
constraints to shift the “timing wall” away from the target
CPSTA. If there are timing violations after synthesis, we
relax the design constraints and re-run our iterative method
until the timing target is met. After many iterations we set
the TSLP in the particular FPU to 1.68ns. The above itera-
tions are being implemented using tool command language
(tcl) scripts, which after every synthesis round sort the paths
into the two different sets and update the TSLP based on the
worst-case timing within the resulted groups. As a result,
this automated procedure reduces |PLLP | (see Figure 4b),
while ensuring all other paths are fast enough (at least 9.1%
faster than the CPSTA) to tolerate variation-induced timing
failures. Note that the timing constraints imposed by our
design does not exceed the CPSTA, which is determined by
the original unmodified design.
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Figure 4: (a) Customized micro-architecture (modifications in orange) (b) Path distribution of the original and proposed FPU
After the above procedure, we identify the pipeline stages
which have most of the few remaining LLPs and we make
some micro-architectural changes in order to restrict PLLP
to as few stages as possible. At this step, we noticed that
some simple manual modifications of the RTL could help to
optimize the design, and isolate all the LLPs in one stage,
while ensuring that the target timing constraints of the de-
sign are still met. In particular, rounding, which occurs at
Stages 5 and 6 poses a bottleneck as it is applied to the re-
sult of all FP operations and thus many paths in these stages
are long latency ones. To this end, we re-write part of the
RTL code for Stages 5 and 6. Specifically, we modify some
necessary conversions to negative numbers such that large
conversions for rarely covered cases are eliminated. After the
application of these micro-architectural changes, we isolate
PLLP to Stage 4, as depicted in Figure 5b. Note that in our
design the few remaining LLPs are isolated in such a way
that they can be triggered only by FP addition/subtraction
instructions at Stage 4.
3.2 Implementation and Integration of LLPU
Apart from the changes facilitating the desired PS, in the
redesigned FPU, we also have to implement and integrate
the LLPU . To achieve this, we alter the combinational logic
in which FPU generates some pipeline control signals, espe-
cially a valid signal, at Stage 6. This valid signal indicates
that the arithmetic output result is valid and ready to be
read. We modify its logic considering a stall for one cycle
when the LLPU predicts excitation of the LLPs, rendering
the arithmetic result invalid for this cycle (and waiting for
one more cycle to get the valid result). Since all the LLPs
are restricted to Stage 4, we deploy the LLPU only at Stage
3. To predict the activation of LLPs in clock cycle i (CCi),
the LLPU should indicate from the previous clock cycle
(CCi−1) if the input set for Stage 3 will trigger paths from
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Figure 5: Original and proposed path distribution across stages
PLLP at Stage 4. Specifically, the LLPU produces an enable
signal at Stage 3 which is handled at Stage 4. If this sig-
nal is 1, then the in-flight instruction and related operands
activate paths from PSLP . In this case, we use the normal
one cycle operation with clock period CPSTA. Otherwise,
a LLP is activated and we stall the pipeline by blocking
the sampling of pipeline registers for one cycle. Given that
Stage 4 implements the 52-bit mantissa addition, we deploy
a LLPs prediction scheme similar to [8], which has been lim-
ited to integer arithmetic units and has never been applied
in conjunction with path shaping in pipelined cores before.
The circuit for the LLPU , depicted in Figure 4a, monitors
(m− n) bits of the two 52-bit addition operands (M1,M2)
and detects if carry propagates across the mth bit, imple-
menting the following logic (as explained in Section 2.2):
F (m,n) = (M1m⊕M2m) · (M1m−1⊕M2m−1) · ..(M1n⊕M2n)
Only when F evaluates a value of 1 the carry bit propagates
from the nth to the mth bit into the addition result. The
probability of a carry propagation across the mth bit es-
sentially is equivalent to the possibility that operands of an
executed instruction will activate the LLPs at the 4th stage,
where mantissa addition is performed. In case of F equals to
0, paths form PSLP are activated as there is no carry propa-
gation across the mth bit and the effective computation time
is maximum of the two delays: one from the 0 to mth bit and
the other from mth to 51st bit. In the above equation, there
is a trade-off between m and n, area/power and accuracy
of F (m,n). More bits are being monitored, with a smaller
excitation probability of the LLPs (see RCA example in
Section 2.2). However, a higher number of monitored bits is
accompanied by an increase of the LLPU area and higher
power and throughput overheads. Based on DTA with dif-
ferent sets of m,n and the extracted operands from various
applications, we found that the monitoring of 7 bits (i.e. bit
34 to 40) for each operand provides a balanced choice be-
tween prediction accuracy and overheads. Finally, one of the
aspects of the LLPU that requires special mention is the use
of a negative edge triggered D flip-flop, as the LLPU needs
to remember the nature of input latency in the CCi−1 in
order to generate the correct enable value in the CCi. Addi-
tionally, this negative edge flip-flop along with a multiplexer
allow computation of the enable signal before the next set
of inputs (at the next positive edge of the clock), ensuring
that in case of the LLPs sensitization at Stage 4 the stall
will occur at the expected next arising edge of the clock.
4. EVALUATION RESULTS
In this Section, we evaluate the efficacy of the redesigned
FPU in addressing delay variations and estimate the area,
power and throughput overheads compared to the original
(unmodified) FPU design without any guardband. We also
estimate any possible gains by exploiting the available tim-
ing slacks in our design compared to an FPU with a guard-
band based scheme under different process corners.
4.1 Application Profiling
To estimate the efficacy of our approach with realistic FP
operands, we modified a profiling tool [12] to extract pro-
gram traces from various compute intensive applications.
Such a tool essentially interrupts the execution of a run-
ning program with a defined period and collects the val-
ues held in registers. In our analysis, we use the Kmeans,
CFD and Heartwall benchmarks from the Rodinia suite; the
Raytrace benchmark from the Parsec suite; a face detec-
tion application based on the OpenCV library and a syn-
thetic benchmark that generates random double-precision
FP operands. This set of benchmarks represents a variety
of algorithms that have many floating-point operations and
covers a wide range of domains, i.e. Data Mining, Fluid
Dynamics, Medical Imaging, Computer Graphics and Com-
puter Vision. To obtain the program traces, we profile all
benchmarks on an ARM A7 based system, Odroid-Xu3. Fig-
ure 7a depicts the percentage of time spent on execution
of different types of instructions averaged over all profiled
benchmarks. We see that benchmarks spent 31.2% of the to-
tal time on execution of FP instructions on average, which
indicates their importance. Using such a tool, we extract
10.000 operands from the most frequently executed FP in-
structions for each application, which we feed to the DTA
tool to estimate the BER and the consumed power.
4.2 Evaluation of BER and Quality
BER: We quantify the efficacy of our approach in min-
imizing the timing failures by estimating the output BER,
which depends on the excitation of paths by input operands
and an assumed worst-case delay variation. In our experi-
ments, we execute the proposed and the original FPU, imple-
mented in the typical corner (@1.1V), under a delay varia-
tion (i.e 8%) imposed by the slow corner cell library (@0.95V),
which is representative of potential worst-case delay increase
[9]. Note that the original design is optimized using typical
options at the synthesis and PnR phases, while the proposed
FPU is implemented using as a constraint the best CPSTA
achieved by the original FPU in the typical corner.
Figure 6 shows the BER in the sign, mantissa and expo-
nent bits of the the original and the proposed FPUs across
the 6 benchmarks. We estimate the BER by comparing
the simulated output for specific operands and the error-
free output Dgold. We make several interesting observations
on that Figure. First, distinct bit positions incur differ-
ent BERs under the same or different input dataset. This
occurs because different input operands activate different
paths, which eventually enable different output bits. Sec-
ond, the original design exhibits much higher BERs com-
pared to our design, ranging from 1.15% up to 66.9% in
the mantissa and up to 37.6% in the sign and the expo-
nent. The exponent bits and the MSBs of the mantissa in
the original design exhibit increased BERs which may re-
sult in catastrophic quality loss. In contrast to the original
design, the proposed FPU (only with the PS and without
the DCA activated) incurs significantly lower BERs across
the vast majority of the bits, especially in the exponent and
the MSBs of mantissa. Specifically, in our design, the BER
of the exponent and the 10 MSBs of mantissa across all the
benchmarks ranges from 0% to 16.3%. Overall, under the
assumed delay increase, the applied PS in the proposed de-
sign reduces BERs by 2.71× on average compared to the
original FPU, while the activation of the DCA in our design
(shown as PS+DCA) eliminates any error.
Output Quality: To evaluate the quality loss incurred
by the timing failures, we estimate the SNR of our design
and compare it with the SNR of the original FPU in case of
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Figure 6: BERs under 8% delay variation across the benchmarks
all applications. SNR compares the level of a desired signal
to the level of the noise incurred by timing errors. In these
experiments, the desired signal is the Dgold, while the noise
is estimated by calculating the mean-square error between
Dgold and the system output of the original and the proposed
FPUs under the assumed worst-case delay increase. The
output SNR in case of the original design and the proposed
design with the DCA activated (PS+DCA) or de-activated
(PS) is depicted in Figure 7b. We observe that the pro-
posed FPU with the desired PS results in higher SNR levels
compared to the original FPU. As we discussed, the original
design exhibits high BERs especially in the exponent and
the MSBs of mantissa and as consequence low or even neg-
ative SNR levels. Nonetheless, the proposed FPU with the
applied PS achieves on average 142.3 db higher SNR than
the original FPU, while the proposed approach (PS+DCA)
eliminates the noise incurred by the timing errors
4.3 Throughput, Area and Power Penalty
As we discussed the elimination of the timing failures and
the limited quality loss achieved by our design comes at
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Figure 7: (a) Average instruction distribution and (b) SNR levels
across the considered benchmarks
a cost which we estimate in this section. To start with,
the LLPU introduces a throughput overhead by stalling
the pipeline for an extra cycle when the excitation of the
LLPs is detected. To evaluate this overhead, we compare
the throughput of our design (PS+DCA) with the through-
put of the original FPU under the assumed 8% worst-case
delay increase. Initially, we estimated the number of two-
cycle operations triggered by 60000 operands (10000 for each
application), which are extracted from the profiled applica-
tions. As shown in Table 1, the rare excitation of the LLPs
and thus the two-cycle operations in the proposed design
renders the throughput overhead negligible, ranging from
0.08% up-to 0.61%.
An essential attribute that led to such low overheads in
our design is the applied PS, which limited the number of the
LLPs and constrained them only to a single stage. Without
the PS, the DCA and the LLPU would have to be applied
to every stage of the pipeline to monitor and detect any ac-
tivation of the error-prone LLPs, which as shown in Figure
5a are prevalent and are excited very often as captured by
the resulted BERs of the original FPU in Figure 6.
Finally, we perform dynamic power analysis utilizing the
Voltus tool from Cadence which uses as inputs: the post
placed and routed netlist, the VCD file, a design exchange
format (DEF) file that represents the physical layout and a
standard parasitic exchange format (SPEF) file which cor-
responds to the parasitic data of wires in a chip. Using the
Cadence tools, we also measured the area and the average
power overheads of the proposed design (implemented in the
typical corner and operated at 1.1V). The results show that
the proposed FPU incurs ∼ 0.3% area and ∼ 7.1% power
overheads compared to the original one.
4.4 Comparison with a Guardband based Scheme
In this paragraph we compare the proposed design with
the conventional guardband based paradigm. In particular,
according to the conventional paradigm, the original FPU
adopts enough timing guardbands by up-scaling the voltage
to avoid timing failures and obtain an error-free output. Us-
ing the available fast corner cell library (@1.25V) and the
extracted VCD files (allowing to consider the switching ac-
tivity and dynamic path activation), we estimated the power
consumption across all applications as shown in Table 1. Op-
eration at such a voltage may provide the necessary timing
margin to avoid all the dynamic timing failures and lead to
an error-free output (shown in Figure 7b) across all appli-
cations. However, it comes at a cost of up-to 43.1% power
overhead when compared to our design with the PS and
DCA activated which as shown in Figure 7b leads also to an
error-free output. Finally, under iso-quality, the proposed
design can lead to 37.95% power savings on average when
compared to the guardband based design.
4.5 Discussion on Potential Power Gains
We propose a variation-aware approach that facilitates the
positive timing slacks of the SLPs and exploits the rare acti-
vation of the LLPs through occasional two-cycle operations.
Conversely, such properties could also be utilized to allow
operation at a reduced voltage, when the manufactured chip
is unaffected by variations. In this case, our design can tol-
erate operation at 0.95V, leading to 27.8% average power
Table 1: Throughput loss and power savings across all bench-
marks in the proposed design
Benchmarks Throughput loss (%) Power savings (%)
Kmeans 0.09 38.1
CFD 0.61 39.02
Heartwall 0.19 30.65
Raytrace 0.14 43.1
Face Detection 0.08 42.22
Random 0.17 34.63
savings compared to the operation at the nominal supply
voltage of 1.1V. In other words, our approach can be used
not only for mitigating timing failures at low cost, but also
for enabling operation at a reduced voltage.
5. CONCLUSION
In this paper, we presented a framework for avoiding varia-
tion-induced timing failures in pipelined designs by i) lower-
ing |PLLP | and ii) exploiting the rare activation of the LLPs.
We achieved this by modifying the path distribution to re-
duce the LLPs and constrain such paths to a single pipeline
stage. Such a path distribution facilitates the adoption of
a prediction block that detects the LLPs excitation and
provides an extra clock cycle for the completion of these
paths when they are triggered. The evaluation of our ap-
proach with the developed DTA tool, using program traces
extracted from a real processor, shows that the proposed de-
sign eliminates timing failures/BERs under potential delay
variations with very low overheads. When compared to the
conventional guardband approach, our design saves 37.95%
power on average across the considered benchmarks. Over-
all, our study indicates that in order to address delay varia-
tions, there is a need to redesign the targeted design aiming
at reducing the LLPs rather than merely optimizing the
performance. Path shaping can help to limit the number of
the LLPs which are the main source of overheads in exist-
ing schemes and facilitates the use of any other correction
or prediction based technique at low cost. Even though we
demonstrated the efficacy of the proposed approach by ap-
plying it to an FPU, the presented steps can be applied to
redesign the stages of any other pipelined core.
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